

1996 K A IV 52-983
**CMOS Digital Integrated Circuits:
Analysis and Design**

Sung-Mo (Steve) Kang
University of Illinois at Urbana-Champaign

Yusuf Leblebici
Istanbul Technical University

ĐẠI HỌC QUỐC GIA HÀ NỘI
TRUNG TÂM THÔNG TIN THƯ VIỆN

No AV-D1/536

The McGraw-Hill Companies, Inc.

New York St. Louis San Francisco Auckland Bogotá
Caracas Lisbon London Madrid Mexico City Milan Montreal
New Delhi San Juan Singapore Sydney Tokyo Toronto

CONTENTS

PREFACE

1	INTRODUCTION	vii
2	FABRICATION OF MOSFETs	1
		13
2.1	Introduction	
2.2	Fabrication Process Flow—Basic Steps	13
2.3	The CMOS n-Well Process	15
2.4	Layout Design Rules	22
	References	29
	Exercise Problems	33
3	MOS TRANSISTOR	35
		35
3.1	The Metal Oxide Semiconductor (MOS) Structure	36
3.2	The MOS System under External Bias	40
3.3	Structure and Operation of MOS Transistor (MOSFET)	44
3.4	MOSFET Current-Voltage Characteristics	56
3.5	MOSFET Scaling and Small-Geometry Effects	73
3.6	MOSFET Capacitances	91
	References	105
	Exercise Problems	105
4	MODELING OF MOS TRANSISTORS USING SPICE	111
		111
4.1	Basic Concepts	112
4.2	The LEVEL 1 Model Equations	113
4.3	The LEVEL 2 Model Equations	117
4.4	The LEVEL 3 Model Equations	125
4.5	Capacitance Models	126
4.6	Comparison of the SPICE MOSFET Models	130
	References	132
	Exercise Problems	133

5	MOS INVERTERS: STATIC CHARACTERISTICS	134
5.1	Introduction	134
5.2	Resistive-Load Inverter	143
5.3	Inverter with Enhancement-Type MOSFET Load	154
5.4	Inverter with Depletion-Type MOSFET Load	162
5.5	CMOS Inverter	175
	References	193
	Exercise Problems	194
6	MOS INVERTERS: DYNAMIC CHARACTERISTICS	197
6.1	Introduction	198
6.2	Delay-Time Definitions	199
6.3	Calculation of Delay Times	202
6.4	CMOS Ring Oscillator Circuit	214
6.5	Estimation of Interconnect Parasitics	216
6.6	Dynamic Power Dissipation of CMOS Inverters	221
	References	228
	Exercise Problems	230
7	COMBINATIONAL MOS LOGIC CIRCUITS	234
7.1	Introduction	234
7.2	MOS Logic Circuits with Depletion nMOS Loads	235
7.3	CMOS Logic Circuits	250
7.4	Complex Logic Circuits	258
7.5	CMOS Transmission Gates (TGs) and TG Logic	268
	References	275
	Exercise Problems	277
8	SEQUENTIAL MOS LOGIC CIRCUITS	283
8.1	Introduction	283
8.2	Behavior of Bistable Elements	285
8.3	The SR Latch Circuit	291
8.4	Clocked Latch and Flip-Flop Circuits	298
8.5	CMOS D-Latch and Edge-Triggered Flip-Flop	307
	References	317
	Exercise Problems	317

9	DYNAMIC LOGIC CIRCUITS	322
9.1	Introduction	322
9.2	Basic Principles of Pass Transistor Circuits	326
9.3	Voltage Bootstrapping	340
9.4	Synchronous Dynamic Circuit Techniques	345
9.5	High-Performance Dynamic CMOS Circuits	355
	References	372
	Exercise Problems	373
10	SEMICONDUCTOR MEMORIES	379
10.1	Introduction	379
10.2	Read-Only Memory (ROM) Circuits	382
10.3	Static Read-Write Memory (SRAM) Circuits	396
10.4	Dynamic Read-Write Memory (DRAM) Circuits	415
	References	427
	Exercise Problems	428
11	BiCMOS LOGIC CIRCUITS	432
11.1	Introduction	432
11.2	Bipolar Junction Transistor (BJT): Structure and Operation	436
11.3	Dynamic Behavior of BJTs	452
11.4	Basic BiCMOS Circuits: Static Behavior	460
11.5	Switching Delay in BiCMOS Logic Circuits	463
11.6	BiCMOS Applications	469
	References	474
	Exercise Problems	475
12	CHIP INPUT AND OUTPUT (I/O) CIRCUITS	479
12.1	Introduction	479
12.2	ESD Protection	480
12.3	Input Circuits	483
12.4	Output Circuits and $L(di/dt)$ Noise	489
12.5	On-Chip Clock Generation and Distribution	495
12.6	Super Buffer Design	497
12.7	Latch-Up and Its Prevention	500
	References	509
	Exercise Problems	509

13	VLSI DESIGN METHODOLOGIES	512
13.1	Design Complexity vs. Design Cycle Time	512
13.2	Design Flow	514
13.3	Design Styles	515
13.4	Design Quality	524
13.5	Packaging Technology	527
13.6	Computer-Aided Design Technology	528
	References	530
	Exercise Problems	531
14	DESIGN FOR MANUFACTURABILITY	534
14.1	Introduction	534
14.2	Process Variations	535
14.3	Basic Concepts and Definitions	537
14.4	Design of Experiments and Performance Modeling	545
14.5	Parametric Yield Estimation	554
14.6	Parametric Yield Maximization	559
14.7	Worst-Case Analysis	561
14.8	Performance Variability Minimization	568
	References	573
	Exercise Problems	574
15	DESIGN FOR TESTABILITY	579
15.1	Introduction	579
15.2	Fault Types and Models	579
15.3	Controllability and Observability	584
15.4	Ad Hoc Testable Design Techniques	585
15.5	Scan-Based Techniques	588
15.6	Built-In Self Test (BIST) Techniques	590
15.7	Current Monitoring I_{DDQ} Test	594
	References	595
	Exercise Problems	595
APPENDIX	DESIGN AND IMPLEMENTATION OF A 16-BIT ADDER	597
INDEX		611