Analysis and evaluation of traffic-performance in a backtracked routing network-on-chip

Hong P.T., Pham P.-H., Tran X.-T., Kim C.
Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea; College of Technology, Vietnam National University, Hanoi, Viet Nam

Abstract: VLSI designers recently have adopted micro network-on-chip (or NoC) as an emerged solution to design complex SoC system under stringent constraints pertaining cost, size, power consumption, and short time-to-market. Characterization of on-chip traffics and traffic-performance evaluation are necessary steps bringing comprehensive and effective NoC design. This paper presents an analysis and performance evaluation framework of backtracked routing Network-on-Chip that provides guaranteed and energy-efficient data transfer. Experimental results, under common and application-oriented synthetic traffics, figure out the performance in terms of latency and throughput and suggest a tradeoff to developers to map applications into a proposed NoC platform. ??2008 IEEE.

Author Keywords: Network architecture; Network-on-chip; On-chip communication; On-chip traffics; Performance evaluation
Index Keywords: Network architecture; Network-on-chip; On-chip communication; On-chip traffics; Performance evaluation; Computer networks

Year: 2008
Source title: HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics
Art. No.: 4578925
Page : 13-17
Link: Scopus Link
Correspondence Address: Hong, P. T.; College of Technology, Vietnam National University, Hanoi, Viet Nam; email: hongpt_cn@vnu.edu.vn
Conference name: HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics
Conference date: 4 June 2008 through 6 June 2008
Conference location: Hoi an
Conference code: 73510
Language of Original Document: English
Abbreviated Source Title: HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics
Document Type: Conference Paper
Source: Scopus
Authors with affiliations:
1. Hong, P.T., College of Technology, Vietnam National University, Hanoi, Viet Nam
2. Pham, P.-H., Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea
3. Tran, X.-T., College of Technology, Vietnam National University, Hanoi, Viet Nam
4. Kim, C., Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea

References:
1. Benini, L., Micheli, G.D., Networks on Chips: A New SoC Paradigm (2002) IEEE Computer, pp. 70-78. , January
4. Giovanni De Micheli and Luca Benini, Networks on Chips: Technology and Tools, Morgan Kaufmann Publishers, Elsevier Inc. (USA), 2006
5. Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, Chantal Robach: A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application, in Proc. of NOCS 2008, pp. 149-158