## Advanced Microprocessors and Peripherals

Architecture, Programming and Interfacing
Second Edition

Filon and the spot of the conglish

## **Contents**

Preface to the Second Edition Preface to the First Edition Acknowledgements

Τ.	The Processors: 8086/8088— Architectures,	Pin Diagrams
	and Timing Diagrams	

1 1	Register	Organisation	of 8086	2
	100210001	OILumbution	01 0000	_

- 1.2 Architecture 3
- 1.3 Signal Descriptions of 8086 8
- 1.4 Physical Memory Organisation 14
- 1.5 General Bus Operation 16
- 1.6 I/O Addressing Capability 17
- 1.7 Special Processor Activities 18
- 1.8 Minimum Mode 8086 System and Timings 21
- 1.9 Maximum Mode 8086 System and Timings 25
- 1.10 The Processor 8088 28

Summary 36

Exercises 36

## 2. 8086/8088 Instruction Set and Assembler Directives

- 2.1 Machine Language Instruction Formats 38
- 2.2 Addressing Modes of 8086 41
- 2.3 Instruction Set of 8086/8088 46
- 2.4 Assembler Directives and Operators 74

  Summary 82

  Exercises 83

## 3. The Art of Assembly Language Programming with 8086/8088

- 3.1 A Few Machine Level Programs 85
- 3.2 Machine Coding the Programs 91
- 3.3 Programming with an Assembler 95
- 3.4 Assembly Language Example Programs 103
  Summary 129
  Exercises 129

0	
Con	tents

iii	Contents —	
•	Special Architectural Features and Related Programming	131
	<ul> <li>4.1 Introduction to Stack 131</li> <li>4.2 Stack structure of 8086/88 133</li> <li>4.3 Interrupts and Interrupt Service Routines 138</li> <li>4.4 Interrupt Cycle of 8086/8088 138</li> <li>4.5 Non Maskable Interrupt 141</li> <li>4.6 Maskable Interrupt (INTR) 141</li> <li>4.7 Interrupt Programming 142</li> <li>4.8 Passing Parameters to Procedures 145</li> <li>4.9 Handling Programs of Size More than 64K 148</li> <li>4.10 MACROS 150</li> <li>4.11 Timings and Delays 152</li></ul>	
	Basic Peripherals and Their Interfacing with 8086/88	157
	<ul> <li>5.1 Semiconductor Memory Interfacing 158</li> <li>5.2 Dynamic RAM Interfacing 167</li> <li>5.3 Interfacing I/O Ports 173</li> <li>5.4 PIO 8255 [Programmable Input-Output Port] 184</li> <li>5.5 Modes of Operation of 8255 187</li> <li>5.6 Interfacing Analog to Digital Data Converters 212</li> <li>5.7 Interfacing Digital to Analog Converters 224</li> <li>5.8 Stepper Motor Interfacing 228</li> <li>5.9 Control of High Power Devices Using 8255 231</li> <li>Summary 232</li> <li>Exercises 233</li> </ul>	
•	Special Purpose Programmable Peripheral Devices and Their Interfacing	235
	<ul> <li>6.1 Programmable Interval Timer 8253 235</li> <li>6.2 Programmable Interrupt Controller 8259A 249</li> <li>6.3 The Keyboard/Display Controller 8279 266</li> <li>6.4 Programmable Communication Interface 8251 USART 278</li></ul>	
	DMA, Floppy Disk and CRT Controllers	293
	<ul> <li>7.1 DMA Controller 8257 294</li> <li>7.2 DMA Transfers and Operations 300</li> <li>7.3 Programmable DMA Interface 8237 306</li> </ul>	

0		
Con	tor	110

131	<ul> <li>7.4 Floppy Disk Controller 8272 318</li> <li>7.5 CRT Controller 8275 350</li> <li>7.6 CRT Controller 6845 368</li> <li>Summary 389</li> <li>Exercises 389</li> </ul>
8.	Multimicroprocessor Systems
157	<ul> <li>8.1 Interconnection Topologies 393</li> <li>8.2 Software Aspects of Multimicroprocessor Systems 397</li> <li>8.3 Numeric Processor 8087 399</li> <li>8.4 I/O Processor 8089 420</li> <li>8.5 Bus Arbitration and Control 423</li> <li>8.6 Tightly Coupled and Loosely Coupled Systems 428</li> <li>8.7 Design of a PC Based Multimicroprocessor System 430 Summary 442 Exercises 442</li> </ul>
9.	80286-80287—A Microprocessor with Memory Management and Protection
235	<ul> <li>9.1 Salient Features of 80286 444</li> <li>9.2 Internal Architecture of 80286 446</li> <li>9.3 Signal Descriptions of 80286 451</li> <li>9.4 Real Addressing Mode 454</li> <li>9.5 Protected Virtual Address Mode (PVAM) 455</li> <li>9.6 Privilege 463</li> <li>9.7 Protection 468</li> <li>9.8 Special Operations 470</li> <li>9.9 80286 Bus Interface 473</li> <li>9.10 Basic Bus Operations 474</li> <li>9.11 Fetch Cycles of 80286 475</li> </ul>
<i></i>	<ul> <li>9.12 80286 Minimum System Configuration 476</li> <li>9.13 Interfacing Memory and I/O Devices with 80286 478</li> <li>9.14 Priority of Bus Use by 80286 481</li> <li>9.15 Bus Hold and HLDA Sequence 484</li> <li>9.16 Interrupt Acknowledge Sequence 485</li> <li>9.17 Instruction Set Features 486</li> <li>9.18 80287 Math Coprocessor 492  Summary 503</li> </ul>
93	Exercises 503
10.	80386-80387 and 80486 the 32-Bit Processors

Salient Features of 80386DX 506

10.2 Architecture and Signal Descriptions of 80386 506

10.1

3	K -	Contents —	
	10.3 10.4 10.5 10.6 10.7 10.8 10.9 10.10 10.11	Registser Organization of 80386 510 Addressing Modes 512 Data Types of 80386 514 Real Address Mode of 80386 514 Protected Mode of 80386 515	
11		ent Advances in Microprocessor Architectures— ourney from Pentium Onwards	542
	11.3 11.4 11.5 11.6 11.7 11.8 11.9 11.10 11.11	Salient Features of 80586 (Pentium) 543 A Few Relevant Concepts of Computer Architecture 544 System Architecture 544 Branch Prediction 548 Enhanced Instruction Set of Pentium 548 What is MMX? 549 Intel MMX Architecture 549 MMX Data Types 550 Wraparound and Saturation Arithmetic 550 MMX Instruction Set 550 Salient Points About Multimedia Application Programming 552 Journey to Pentium-Pro and Pentium-II 552 Pentium III (P-III)—The CPU of the Next Millennium 554 Summary 554 Exercises 555	
2.		tium 4—Processor of the New Millennium	556
	12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9	Genesis of Birth of Pentium 4 556 Salient Features of Pentium 4 557 Netburst Microarchitecture for Pentium 4 558 Instruction Translation Lookaside Buffer (ITLB) and Branch Prediction 562 Why Out of Order Execution 562 Rapid Execution Module 564 Memory Subsystem 564 Hyperthreading Technology 565 Hyperthreading in Pentium 566	

<ul> <li>12.10 Extended Instruction Set in Advanced Pentium Processors 12.11 Instruction Set Summary 573</li> <li>12.12 Need for Formal Verification 584</li></ul>			
<ul> <li>13.1 A Short History of RISC Processors 586</li> <li>13.2 Hybrid Architecture—RISC and CISC Convergence 586</li> <li>13.3 The Advantages of RISC 587</li> <li>13.4 Basic Features of RISC Processors 587</li> <li>13.5 Design Issues of RISC Processors 588</li> <li>13.6 Performance Issues in Pipelined Systems 589</li> <li>13.7 Architecture of Some RISC Processors 591</li> <li>13.8 Architecture of Some RISC Processors 596  Summary 596  Exercises 596</li> <li>14. Microprocessor Based Aluminium Smelter Control</li> <li>14.1 General Process Description of an Aluminium Smelter 598</li> <li>14.2 Normal Control of Electrolysis Cell 599</li> <li>14.3 Cell Abnormalities in an Aluminium Smelter 600</li> <li>14.4 Brief Description of the Control Laws for Abnormal Cells 601</li> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603  Summary 607</li> <li>15. Design of a Microprocessor Based Pattern Scanner System 15.1 Organization of the Scanner System 609</li> <li>15.2 Description of the Scanning System 611</li> <li>15.3 Programmed Mode of Operation 613</li> <li>15.4 Memory Read/Write System and Start-up Procedures 615</li> <li>15.5 Result and Discussion 616  Summary 618</li> <li>16. Design of an Electronic Weighing Bridge</li> </ul>		12.11	Instruction Set Summary 573 Need for Formal Verification 584 Summary 584
<ul> <li>13.2 Hybrid Architecture—RISC and CISC Convergence 586</li> <li>13.3 The Advantages of RISC 587</li> <li>13.4 Basic Features of RISC Processors 587</li> <li>13.5 Design Issues of RISC Processors 588</li> <li>13.6 Performance Issues in Pipelined Systems 589</li> <li>13.7 Architecture of Some RISC Processors 591</li> <li>13.8 Architecture of Some RISC Processors 596</li> <li>Summary 596</li></ul>	13.	RIS	C Architecture — An Overview
<ul> <li>14.1 General Process Description of an Aluminium Smelter 598</li> <li>14.2 Normal Control of Electrolysis Cell 599</li> <li>14.3 Cell Abnormalities in an Aluminium Smelter 600</li> <li>14.4 Brief Description of the Control Laws for Abnormal Cells 601</li> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>		13.2 13.3 13.4 13.5 13.6 13.7	Hybrid Architecture—RISC and CISC Convergence 586 The Advantages of RISC 587 Basic Features of RISC Processors 587 Design Issues of RISC Processors 588 Performance Issues in Pipelined Systems 589 Architecture of Some RISC Processors 591 Architecture of Some RISC Processors 596 Summary 596
<ul> <li>14.1 General Process Description of an Aluminium Smelter 598</li> <li>14.2 Normal Control of Electrolysis Cell 599</li> <li>14.3 Cell Abnormalities in an Aluminium Smelter 600</li> <li>14.4 Brief Description of the Control Laws for Abnormal Cells 601</li> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>	14.	Mic	roprocessor Based Aluminium Smelter Control
<ul> <li>14.2 Normal Control of Electrolysis Cell 599</li> <li>14.3 Cell Abnormalities in an Aluminium Smelter 600</li> <li>14.4 Brief Description of the Control Laws for Abnormal Cells 601</li> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>	14.		
<ul> <li>14.3 Cell Abnormalities in an Aluminium Smelter 600</li> <li>14.4 Brief Description of the Control Laws for Abnormal Cells 601</li> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>			
<ul> <li>14.4 Brief Description of the Control Laws for Abnormal Cells 601</li> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>			The second of th
<ul> <li>14.5 Salient Issues in Design 602</li> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>			
<ul> <li>14.6 Smelter Controller Hardware 602</li> <li>14.7 Control Algorithm 603</li></ul>			
<ul> <li>14.7 Control Algorithm 603 Summary 607</li> <li>15. Design of a Microprocessor Based Pattern Scanner System 15.1 Organization of the Scanner System 609 15.2 Description of the Scanning System 611 15.3 Programmed Mode of Operation 613 15.4 Memory Read/Write System and Start-up Procedures 615 15.5 Result and Discussion 616 Summary 618</li> <li>16. Design of an Electronic Weighing Bridge</li> </ul>			8
<ul> <li>15. Design of a Microprocessor Based Pattern Scanner System</li> <li>15.1 Organization of the Scanner System 609</li> <li>15.2 Description of the Scanning System 611</li> <li>15.3 Programmed Mode of Operation 613</li> <li>15.4 Memory Read/Write System and Start-up Procedures 615</li> <li>15.5 Result and Discussion 616 Summary 618</li> <li>16. Design of an Electronic Weighing Bridge</li> </ul>		14.7	
<ul> <li>15.1 Organization of the Scanner System 609</li> <li>15.2 Description of the Scanning System 611</li> <li>15.3 Programmed Mode of Operation 613</li> <li>15.4 Memory Read/Write System and Start-up Procedures 615</li> <li>15.5 Result and Discussion 616 Summary 618</li> <li>16. Design of an Electronic Weighing Bridge</li> </ul>			Summary 607
<ul> <li>15.2 Description of the Scanning System 611</li> <li>15.3 Programmed Mode of Operation 613</li> <li>15.4 Memory Read/Write System and Start-up Procedures 615</li> <li>15.5 Result and Discussion 616</li></ul>	15.	Desi	ign of a Microprocessor Based Pattern Scanner System
<ul> <li>15.3 Programmed Mode of Operation 613</li> <li>15.4 Memory Read/Write System and Start-up Procedures 615</li> <li>15.5 Result and Discussion 616</li></ul>		15.1	Organization of the Scanner System 609
<ul> <li>15.4 Memory Read/Write System and Start-up Procedures 615</li> <li>15.5 Result and Discussion 616</li></ul>		15.2	Description of the Scanning System 611
<ul><li>15.5 Result and Discussion 616</li></ul>			
Summary 618  16. Design of an Electronic Weighing Bridge			THE CONTRACT OF THE PROPERTY O
		15.5	
16.1 Design Issues 620	16.	Desi	gn of an Electronic Weighing Bridge
		16.1	Design Issues 620
16.2 Software Development 635			

562

551

16.3 Calibration 645 Summary 646

542

xii —	Contents —	
 I7. An I	Introduction to Microcontrollers 8051 and 80196	647
17.1 17.2 17.3 17.4 17.5 17.6	Intel's Family of 8-bit Microcontrollers 649 Architecture of 8051 649 Signal Descriptions of 8051 652 Register Set of 8051 654 Important Operational Features of 8051 655 Memory and I/O Addressing by 8051 658 Interrupts of 8051 661	
17.8 17.9	Instruction Set of 8051 662 Design of a Microcontroller 8051 Based Length Measurement System for Continuously Rolling Cloth or Paper 665	
17.10	Intel's 16-bit Microcontroller Family MCS-96 668  Summary 678  Exercises 679  Appendix A 681  Appendix B 691  Appendix C 707	717
	Index	