

Analysis and evaluation of traffic-performance in a backtracked routing network-on-chip

Hong P.T., Pham P.-H., Tran X.-T., Kim C.

Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea; College of Technology, Vietnam National University, Hanoi, Viet Nam

Abstract: VLSI designers recently have adopted micro network-on-chip (or NoC) as an emerged solution to design complex SoC system under stringent constraints pertaining cost, size, power consumption, and short time-to-market. Characterization of on-chip traffics and traffic-performance evaluation are necessary steps bringing comprehensive and effective NoC design. This paper presents an analysis and performance evaluation framework of backtracked routing Network-on-Chip that provides guaranteed and energy-efficient data transfer. Experimental results, under common and application-oriented synthetic traffics, figure out the performance in terms of latency and throughput and suggest a tradeoff to developers to map applications into a proposed NoC platform. ??2008 IEEE.

Author Keywords: Network architecture; Network-on-chip; On-chip communication; On-chip traffics; Performance evaluation

Index Keywords: Network architecture; Network-on-chip; On-chip communication; On-chip traffics; Performance evaluation; Computer networks

Year: 2008

Source title: HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics

Art. No.: 4578925

Page : 13-17

Link: [Scopus Link](#)

Correspondence Address: Hong, P. T.; College of Technology, Vietnam National University, Hanoi, Viet Nam; email: hongpt_cn@vnu.edu.vn

Conference name: HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics

Conference date: 4 June 2008 through 6 June 2008

Conference location: Hoi an

Conference code: 73510

ISBN: 9.78E+12

Language of Original Document: English

Abbreviated Source Title: HUT-ICCE 2008 - 2nd International Conference on Communications and Electronics

Document Type: Conference Paper

Source: Scopus

Authors with affiliations:

1. Hong, P.T., College of Technology, Vietnam National University, Hanoi, Viet Nam
2. Pham, P.-H., Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea

3. Tran, X.-T., College of Technology, Vietnam National University, Hanoi, Viet Nam
4. Kim, C., Department of Electronics and Electrical Engineering, Korea University, Seoul, South Korea

References:

1. Benini, L., Micheli, G.D., Networks on Chips: A New SoC Paradigm (2002) IEEE Computer, pp. 70-78. , January
2. Dally, W.J., Towles, B., Route packets, not wires: On-chip interconnection networks (2001) Proc. of DAC, pp. 684-689. , June
3. Nurmi, J., Network-on-Chip : A New Paradigm for System on Chip Design (2005) Int. Symp. on System on chip, pp. 2-6. , Nov
4. Giovanni De Micheli and Luca Benini, Networks on Chips: Technology and Tools, Morgan Kaufmann Publishers, Elsevier Inc. (USA), 2006 Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, Chantal Robach: A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application, in Proc. of NOCS 2008, pp. 149-158 Kim, J., Park, D., Theocharides, T., Vijaykrishnan, N., Das, C.R., A low latency router supporting adaptivity for on-chip interconnects (2005) Proc. of the DAC, pp. 559-564. , ACM Press, pp
5. Bjerregaard, T., Sparso, J., A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip (2005) Proc. of DATE, pp. 1226-1231
6. Vangal, S., An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS (2007) Proc. of IEEE ISSCC, pp. 98-99
7. Vangal, S., A 5.1GHz 0.34mm² Router for Network-on-Chip Application (2007) Proc. of IEEE Symposium on VLSI Circuits (SOVC), pp. 42-43
8. Wiklund, D., Liu, D., SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems (2003) Proc. of IEEE IPDPS, pp. 78a
9. Wolkotte, P.T., Smit, G.J.M., Rauwerda, G.K., Smit, L.T., An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip (2005) Proc. of IEEE IPDPS, pp. 155a
10. Chang, K.-C., Shen, J.-S., Chen, T.-F., Evaluation and Design Trade-Offs Between Circuit-Switched and Packet-Switched NOCs for Application-Specific SOCs (2006) Proc. of DAC, pp. 143-148
11. Jerger, N.E., Lipasti, M., Peh, L.-S., Enright Jerger, N., Lipasti, M., Peh, L.-S., Circuit-Switched Coherence (2007) IEEE Computer Architecture Letters, 6
12. Pham, P.-H., Kumar, Y., Kim, C., A Compact and High-Performance Switch for Circuit-Switched Network-on-Chip (2006) IEEE International System on Chip Conference (SOCC), pp. 53-56. , Texas, USA, Sep
13. Phi-Hung Pham, Yogendera Kumar and Chulwoo Kim, High Performance and Area-Efficient Circuit-Switched Network on Chip Design, 6th IEEE International Conference on Computer and Information Technology (CIT), Sep 2006, pp. 243-243 Gerard J. M. Smit, Andre B. J. Kokkeler, Pascal T. Wolkotte, Philip K. F. Holzspies, Marcel D. van de Burgwal, and Paul M. Heysters, The Chameleon Architecture for Streaming DSP Applications, EURASIP Journal on Embedded Systems, 2007, Article ID 78082 Tedesco, L., Application Driven Traffic Modeling for NoCs (2006) Proc. of SBCCI, pp. 62-67
14. Dally, W.J., Towles, B., (2004) Principles and Practices of Interconnection Networks, , Morgan Kaufman Publisher, Elsevier Science USA
15. Duato, J., Yalamanchili, S., Ni, L., (2003) Interconnection Networks - An Engineering Approach, , Morgan Kaufman Publisher, Elsevier Science USA
16. Rabaey, J.M., Chandrakasan, A., Nicholic, B., (2003) Digital Integrated Circuits - A Design Perspective, Prentice Hall, , USA, Chapter 10, Timing Issues in Digital Circuits
17. <http://www.omnetpp.org> Pande, P.P., Grecu, C., Jones, M., Ivanov, A., Saleh, R., Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures (2005) IEEE Transactions on Computers, 54 (8), pp. 1025-1040

