DSpace
 

Tai Nguyen So - Vietnam National University, Ha Noi - VNU >
ĐHQGHN - TẠP CHÍ KHOA HỌC >
TOÁN - VẬT LÝ - MATHEMATICS - PHYSICS >
Năm 2010 >
Vol. 26, No 1 >

Search

Please use this identifier to cite or link to this item: http://tainguyenso.vnu.edu.vn/jspui/handle/123456789/12348

Title: Verification of hazard, race and deadlock in GALS-circuit
Authors: Nguyen, Quy Thuong
Issue Date: 2010
Publisher: Tạp chí Khoa học
Citation: 55-58
Abstract: It is not easy to point out Hazards and Deadlock in a circuit with a complex structure. Determination methods for Hazard, Race, Deadlock in [1-3] cannot be applied to this case. With complex circuit structure, specific solution must be offered for each circuit type such as solution of synchonization for asynchronous circuits [4]. GALS circuit is a complex circuit system; thus, the above-mentioned solution is also applied to this circuit
URI: http://tainguyenso.vnu.edu.vn/jspui/handle/123456789/12348
ISSN: 0866-8612
Appears in Collections:Vol. 26, No 1

Files in This Item:

File Description SizeFormat
8.pdf95.75 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback