|
Tai Nguyen So - Vietnam National University, Ha Noi - VNU >
TRƯỜNG ĐẠI HỌC CÔNG NGHỆ >
PTN Micro Nano >
Articles of Universities of Vietnam from Scopus >
Search
|
Please use this identifier to cite or link to this item:
http://tainguyenso.vnu.edu.vn/jspui/handle/123456789/12616
|
| Title: | A graphical approach to switching losses and harmonics distortion for carrier SVPWM methods in multilevel inverters |
| Authors: | Van Nho N. |
| Keywords: | Harmonics distortions
Multilevel inverters
Switching loss |
| Issue Date: | 2005 |
| Publisher: | Proceedings of the International Conference on Power Electronics and Drive Systems |
| Citation: | Volume 1, Issue , Page 192-197 |
| Abstract: | This paper presents a simple graphical approach to compare the switching losses of various carrier SVPWM methods for multilevel inverters. Similarly, the harmonic distortion factors can be indirectly validated. There have been deduced SVPWM methods related to maximum, medium and minimum zero sequence functions. As a result of comparison, the SVPWM with optimized switching loss and THD factor has been proposed. The investigation shows that the maximum/minimum offset SVPWM would be superior to others for lower modulation index and the medium/minimum common mode SVPWM can obtain advantages in the medium and high modulation index range. The proposed SVPWM methods have been mathematical formulated and demonstrated by simulation results. © 2005 IEEE. |
| URI: | http://tainguyenso.vnu.edu.vn/jspui/handle/123456789/12616 |
| ISSN: | |
| Appears in Collections: | Articles of Universities of Vietnam from Scopus
|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.
|
